Strictly Inclusive

In processors, where all data in the L1 cache must also be somewhere in the L2 cache; these caches are called:

Strictly Inclusive